Device scaling effects on hot-carrier induced interface and oxide-trapped charge distributions in MOSFETs by Mahapatra, S. et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 4, APRIL 2000 789
Device Scaling Effects on Hot-Carrier Induced
Interface and Oxide-Trapped Charge Distributions
in MOSFET’s
S. Mahapatra, Student Member, IEEE, Chetan D. Parikh, Member, IEEE, V. Ramgopal Rao, Member, IEEE,
Chand R. Viswanathan, Life Fellow, IEEE, and Juzer Vasi, Senior Member, IEEE
Abstract—The influence of channel length and oxide thickness
on the hot-carrier induced interface ( ) and oxide ( ) trap
profiles is studied in n-channel LDD MOSFET’s using a novel
charge pumping (CP) technique. The technique directly provides
separate and profiles without using simulation, iteration
or neutralization, and has better immunity from measurement
noise by avoiding numerical differentiation of data. The and
profiles obtained under a variety of stress conditions show
well-defined trends with the variation in device dimensions. The
generation has been found to be the dominant damage mode
for devices having thinner oxides and shorter channel lengths.
Both the peak and spread of the profiles have been found to
affect the transconductance degradation, observed over different
channel lengths and oxide thicknesses. Results are presented
which provide useful insight into the effect of device scaling on the
hot-carrier degradation process.
Index Terms—Channel length and oxide thickness dependence,
charge pumping, hot-carrier effect, MOSFET, spatial profiling of
damage.
I. INTRODUCTION
WITH THE aggressive reduction of MOSFET dimen-sions into the deep submicrometer regime, hot-carrier
degradation (HCD) is becoming an important reliability issue.
HCD results from heating and subsequent injection of carriers
into the gate oxide, which results in a localized and nonuniform
buildup of interface states ( ) and oxide charges ( ) near
the drain junction of the transistor. The generated defects
produce threshold voltage shift, transconductance degradation,
drain current reduction, etc., and eventually lead to device
failure [1]–[4]. It is well known that HCD is a strong function of
the internal electric field distributions of the MOSFET. While
the lateral electric field near the drain junction is responsible for
carrier heating and avalanche (monitored by substrate current),
the transverse electric field influences carrier injection into the
gate oxide (monitored by gate current) [4]–[8]. The reduction
of channel length and oxide thickness of the transistor affects
the internal electric field distributions and hence the carrier
heating and injection processes. The damage creation and the
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resulting device degradation thus become a strong function of
device dimensions and therefore merit attention.
Over the years, several attempts have been made to under-
stand the effects of MOSFET scaling on HCD. It has been found
that the reduction of MOSFET channel length increases the
carrier heating process [9], [10]. Moreover, due to nonscaling
of the region of the channel damaged by hot carriers, a rela-
tively larger fraction of the channel gets affected for smaller
channel lengths [11], [12]. Both these effects have a stronger
impact on device characteristics and hence the degradation has
been found to worsen with reduction in channel length [3], [4],
[9]–[12]. With the reduction in oxide thickness, lesser degrada-
tion in terms of charge trapping (as measured using threshold
voltage shift) has been reported [3], [13]–[18]. This can be at-
tributed to reduced volume available for charge trapping [19]
and tunneling of carriers from the oxide into the gate and sub-
strate [20], [21]. On the other hand, enhanced carrier heating and
avalanche (as measured using substrate current) was reported
at lower oxide thicknesses [16]–[18]. Though in simple terms
it means enhanced interface-trap generation [17], the transcon-
ductance degradation however has been found to be lesser for
MOSFET’s having thinner gate oxides [16]–[18], an observa-
tion which deserves close attention. Most of the work reported
so far on the effects of MOSFET scaling on HCD has been per-
formed using indirect methods, such as monitoring substrate and
gate current (to estimate damage generation) and correlating
it to the drain current degradation. However, due to the local-
ized and nonuniform nature of hot carrier damage, it would be
very useful to directly obtain the damage profiles and correlate
these to drain current degradation in order to correctly under-
stand and model the influence of MOSFET channel length and
oxide thickness on HCD. This is the focus of this paper.
In order to obtain the spatial distribution of and/or
created during hot-carrier stress, different charge pumping (CP)
based methods have been employed in the literature [22]–[30].
The simulation-based methods [22]–[26] are unsatisfactory due
to the requirement of the knowledge of exact device structure
and doping profiles. The direct methods either need separate
neutralization steps and are complex in nature [27], [28] or need
iterative numerical differentiation susceptible to measurement
noise [29]. Moreover, it has recently been shown [31] that
the methods [27]–[30] furnish incorrect spatial position of
the damage profiles. To overcome the existing difficulties, we
have recently proposed a new method [32] which does not
require computer simulation, iteration or neutralization, is more
0018-9383/00$10.00 © 2000 IEEE
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immune to measurement noise (by avoiding experimental data
differentiation), and provides an accurate distribution of
and created during hot-carrier stress. The new method has
been successfully employed [33] to determine the time evolu-
tion of and profiles in n-channel LDD MOSFET’s,
subjected to hot-carrier stress at different bias conditions.
This paper describes the application of the new CP method
to determine the influence of device dimensions on hot-carrier
damage creation in n-channel LDD MOSFET’s. We have ob-
tained, for the first time, a unique comprehensive set of data of
the and spatial profiles along the channel over a range
of channel lengths and oxide thicknesses. The magnitude and
spread of the damage profiles show well-defined trends with
variation in device dimensions. The possible physical mech-
anisms responsible for such trends are discussed. Finally, the
damage distribution is correlated to the device degradation ob-
tained from drain current measurements. We have found that
the generation and the resulting transconductance degrada-
tion become the dominant degradation mode for devices having
smaller channel lengths and oxide thicknesses. The transcon-
ductance degradation correlates well with the magnitude and
spread of the generated profiles, and has similar trends with
the variation in device dimensions.
In Section II of this paper, the procedure of the new CP tech-
nique is briefly described. A fuller account has been presented
elsewhere [32], where the correctness, reliability and robustness
of the technique are also demonstrated. Results are presented
and discussed in Section III, followed by conclusions in Sec-
tion IV.
II. EXPERIMENTAL TECHNIQUE
In charge pumping, the gate of the MOSFET is driven from
accumulation to inversion and back using a trapezoidal wave-
form. The substrate is shorted to ground. The dc current ( )
arising out of electron-hole recombination at the interface states
is measured at the source and drain, as shown in Fig. 1. The CP
measurements are performed in two ways. In the first case, the
pulse top ( ) is fixed in inversion ( V)
and the pulse base ( ) is varied. The pulse scans the local
flatband voltage ( ) distribution and the resulting –
data are recorded. In the second case, the pulse base is fixed
in accumulation ( V) and the pulse
top is varied. The pulse scans the local threshold voltage ( )
distribution and the resulting – data are recorded (de-
tails of the gate pulsing scheme can be found in [23] and [25]).
Prestress measurements are performed on transistors having dif-
ferent drawn gate length ( ). Poststress measurements are per-
formed on transistors subjected to hot-carrier stress.
The stress-induced incremental CP currents are given by [32]
(1)
(2)
Fig. 1. Charge pumping setup along with the schematic diagram of the
MOSFET used in the study showing drain junction (JN), gate-LDD overlap,
and gate edge (GE).
(3)
where the origin is chosen at the center of the channel, is the
electronic charge, is the frequency of the gate pulse, is the
device width, is the generated interface-state density
at , and and are the CP edges in poststress and are
defined by the relations
and
(4)
Here and are the poststress local threshold and flat-
band voltage distributions along the channel, and are related to
the corresponding prestress quantities and by [32]
(5)
and
(6)
Using (4)–(6) we write,
(7)
where is the gate capacitance per unit area. For MOSFET’s
with thin gate oxides, the generated interface-state density pro-
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file can be modeled by an analytically integrable function close
to Gaussian in shape as [32]
(8)
where
peak value of the damage;
position of the peak along the channel;
parameter whose reciprocal is a measure of the
spatial spread of the damage.
Using (1), (2), (7), and (8) and assuming generated interface
traps are negligible in the source half of the channel one obtains
[32]
(9)
(10)
(11)
(12)
(13)
(14)
For all and hence values in poststress, the corre-
sponding is obtained from (3). The determination of ,
, and are discussed later. Equation (13) is fitted with
the experimental versus data and
the parameters and are obtained. By obtaining from
(10) and from (12), the interface-trap profile is constructed
using (8) and (11). The profile is then constructed using
either (5) or (6).
In prestress, by assuming a symmetric transistor, the varying
pulse base and top level CP currents can be written as [32]
(15)
and
(16)
where
is the zone excluded from CP process and is related
to the CP edge ( ) by the relation
;
drawn gate length;
patial average of prestress interface-state density.
The plot of and versus is
fitted with a straight line whose intercept gives and hence
the CP edge for a given and value in prestress.
The process is repeated for all and values and using
the relation and , the pre-
stress and relations are obtained. Assuming neg-
ligible damage creation at (deep inside the channel-LDD
junction), is obtained from the condition
and [32]. For a fuller description of
the technique as well as its experimental validation, the reader
is referred to [32].
III. RESULTS AND DISCUSSION
Charge pumping measurements using the method discussed
above were carried out on submicrometer LDD MOSFET’s as
shown in Fig. 1. The gate of the MOSFET is pulsed using a
trapezoidal waveform obtained from an HP33120A function
generator. The charge pumping current is measured at the
source and drain using a Keithley 617 electrometer, preceded
by an LC lowpass filter. The substrate is shorted to ground.
Measurements were performed using trapezoidal gate pulses
having a frequency of 1 MHz with rise and fall time of 250 ns.
For the varying base-level measurements, the pulse top was
fixed at 1 V. For the varying top-level measurements, the pulse
base was fixed at 4 V.
Experiments were performed using isolated LDD n-channel
MOSFET’s having a gate-LDD overlap of 100 nm as shown in
Fig. 1. The channel length dependence studies were performed
on devices having oxide thickness ( ) of 11 nm. The oxide
thickness dependence studies were performed on devices having
effective channel length ( ) of 0.3 m. All the devices have a
gate width of 10 m. The threshold voltages (as measured from
transfer characteristics at V) for the devices having
nm are 1.1, 0.81, 0.75, and 0.71 V, respectively, for
0.8, 0.4, 0.3, and 0.25 m, and for the devices having
m are 0.92, 0.75, 0.68, and 0.51 V, respectively, for
13, 11, 9, and 5 nm. The prestress of the devices is
about (cm ) in the center of the channel, and increases by
a factor of two to three toward the source and drain junctions.
The stressing at different gate and drain voltages are performed
on different transistors located on different (but adjacent) dies in
the wafer. The length dependence studies are performed on de-
vices on the same wafer, while the oxide thickness dependence
studies are performed on devices on different wafers, processed
identically but for the oxide thickness. We have found about a
10% variation in prestress charge pumping current measured
on devices having identical structures but located at different
parts of the wafer. However, for identical stress conditions, we
have found almost identical incremental charge pumping cur-
rent measured on identical devices. Since our analysis is based
on the incremental charge pumping current, the small variations
in charge pumping characteristics across the wafer do not affect
our analysis.
A. Spatial Distribution of Interface Traps and Oxide Trapped
Charges
Figs. 2–5 show the stress-induced and profiles
along the channel for transistors having different channel
lengths (Figs. 2 and 3) and oxide thicknesses (Figs. 4 and 5).
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The origin is now chosen at the channel-LDD junction. The
stressing was done at V for 100 s. The profiles of
Figs. 2 and 4 are shown for stressing at V, which also
happens to be the condition for maximum substrate current.
The profiles of Figs. 3 and 5 are shown for stressing at
1.2 and 4.25 V. The stress biases were kept constant over
channel lengths and oxide thicknesses to study the worst case
damage condition. For all the channel lengths and oxide thick-
nesses used in this study, hole trapping ( ) is observed
for stressing at V, while electron trapping ( )
is observed at V. No significant charge trapping is
observed for stressing at V [29], [33]. Maximum
generation takes place at V. For stressing at
1.2 and 4.25 V, is generated in lesser amount (not shown),
the minimum being at V (as also reported in [2], [3],
[29], and [33]). The peak of the profile is situated near
the channel-LDD junction, while that of the profile
is inside the gate-LDD overlap region. The peak of the
profile for stressing at V is also observed in the
gate-LDD overlap region. Using device simulations, it has been
shown earlier [33] that the locations of the trapped charges and
generated interface states for different bias conditions depend
on the internal electric field distribution.
As shown in Figs. 2 and 3, with the reduction of MOSFET
channel length, the and distributions increase
mostly in magnitude. The spread of the distribution
increases by a little amount, while the spread of and
distributions does not show any appreciable increase.
The peak magnitude of distribution increases drastically
for decreasing , compared to the increase in the peak
magnitude of profiles. As the oxide thickness of the
transistor is reduced, the profiles increase in magnitude
but decrease in spread, see Fig. 4. On the other hand, the
profiles decrease both in magnitude and in spread, and
for nm, we observe hardly any charge trapping, see
Fig. 5. Therefore, it is evident that with the reduction in device
dimensions, the hot-carrier induced charge trapping will be
insignificant and generation will become the dominant
degradation mode [3]. We have found identical and
dependent trends of generation for stressing at 1.2
and 4.25 V (not shown).
B. Physical Explanation of the Effect of Device Scaling on
Damage Profiles
The observed and dependence of the profiles
can be explained as follows. We refer to the trapped-hole re-
combination model [34], where the simultaneous presence of
both hot electrons and hot holes are required in the oxide for the
generation of interface traps. The increase in profiles for
lower can be attributed to the increased lateral electric field
( ) and the drain current ( ), which result in increased car-
rier heating and avalanche [3], [4], [9], [10]. However, device
simulations with MINIMOS 6.0 show that the length of the ve-
locity-saturated region (where is higher) remains almost
the same with the reduction of . Therefore, with decreasing
, injection of hot electrons and holes takes place almost over
the same area, and though the magnitude of the profiles
increases drastically, not much increase is observed in its spread
Fig. 2. Interface-state density (N ) profiles along the channel as a function
of channel length. Stressing was done at V = 2:5V, V = 5V, for 100 s. The
origin is chosen at the drain junction (JN), and the gate edge (GE) is at 0.1 m.
Fig. 3. Oxide trapped charge density (N ) profiles along the channel as a
function of channel length. Stressing was done atV = 1.2 and 4.25 V,V = 5
V, for 100 s. The origin is chosen at the drain junction (JN), and the gate edge
is at 0.1 m. Electron trapping is shown in the negative scale.
(see Fig. 2). With the reduction of , increased avalanching is
observed (due to increased ) as measured using substrate
current [16]–[18] (also shown later). Furthermore, the higher
transverse field aids in the carrier injection process. However,
the zone inside the oxide where the electric field lines both orig-
inate and terminate at the substrate (close to the point where the
transverse electric field changes sign), gets reduced in spread
due to stronger transverse fields. Note that the two-dimensional
(2-D) field distribution in this zone is responsible for lateral
spreading of injected carriers inside the oxide [7]. Therefore for
thinner , larger carrier injection takes place, but the injected
carriers are confined to a narrow zone and cannot spread out,
and the profiles get thinner in spread but larger in mag-
nitude (see Fig. 4). This effect has important consequences for
mobility degradation as discussed later.
We now explain the observed and dependence of
the profiles. Hole trapping is an efficient process due to
large capture cross-section of the hole traps and low hole mo-
bility in the oxide. So, all the existing hole traps are rapidly
filled during the initial period of stressing, for stressing times as
low as 10 s [33], which inhibits further hole trapping. Therefore,
the profiles do not increase significantly with reduction
in (see Fig. 3). On the other hand, electron trapping takes
place at high values where the transverse electric field in the
oxide is also higher, which results in field assisted detrapping of
trapped electrons. This limits electron trapping, and the
profiles do not increase significantly with the reduction in
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(see Fig. 3). For thinner , the existing oxide traps are less in
number. Though carrier injection is enhanced for thinner oxides
(due to higher transverse electric field), the tunneling of trapped
carriers from regions close to the channel and gate interfaces re-
sults in lesser permanent charge trapping. These effects result in
lesser generation as is reduced (see Fig. 5) [19]–[21].
However, their exists a finite possibility that the trapped oxide
charges were released during the CP measurements for thinner
oxides, which may also be partially responsible for lower
for smaller .
We next study the effect of profiles on transconduc-
tance ( ) degradation over different channel lengths and oxide
thicknesses. Experiments were performed for two different
stress conditions. In the first case, the stress biases were kept
constant over channel lengths and oxide thicknesses to study
the worst-case damage condition. In this case, both the peak
and the spread of the profiles changes with the reduction
in device dimensions, and the corresponding degradation
is studied. In the second case, the stress was adjusted over
channel lengths and oxide thicknesses for identical substrate
current ( ) during stress. Since measures avalanching
near the drain junction, the peak of the profiles remain
constant, while its spread is varied. Therefore, this experiment
is useful to separately study the effect of damage spread on
degradation, over different channel length and oxide thickness
of the device. Results of these two types of stress are described
in the next two sections.
C. Transconductance Degradation Under Constant Bias Stress
Experiments
Figs. 6 and 7 show the interface-state density peak ( ),
the measured substrate current during stress ( ), the normal-
ized peak transconductance degradation ( ) (left
axis), the spread of interface trap profile ( ) and the incre-
mental CP current ( ) (right axis) as a function of channel
length (Fig. 6) and oxide thickness (Fig. 7), measured from con-
stant bias stress experiments. The stressing was performed at
V, V for 100 s, for all the channel lengths
and oxide thicknesses used in the study. The damage spread
is defined as the length of the channel where the magnitude of
the generated is greater than (cm ) [33]. Note
that this choice of to define the damage spread is some-
what arbitrary and a different cut-off value would result in a dif-
ferent value of . However we have found that the trends in
remains independent of the choice of the cut-off value. The
transconductance (peak value) is calculated from the
characteristics measured at V, both before and after
stress.
As can be seen from Figs. 6 and 7, with the reduction in
both and , an increase is observed in the measured
during stress. Therefore, an increase is also observed in the peak
value of the profiles. With the reduction in (from 0.8
to 0.3 m), and are increased by a factor of 2.8 and
2.6, respectively, close to each other. With the reduction in
(from 13 to 5 nm), and are increased by a factor
of 2.5 and 3.2, respectively. The higher generation (com-
pared to increase in ) for thinner oxides can be attributed to
Fig. 4. Interface-state density (N ) profiles along the channel as a function
of oxide thickness. Stressing was done at V = 2:5 V, V = 5 V, for 100 s.
The origin is chosen at the drain junction (JN), and the gate edge (GE) is at 0.1
m.
Fig. 5. Oxide trapped charge density (N ) profiles along the channel as
a function of oxide thickness. Stressing was done at V = 1.2 and 4.25 V,
V = 5 V, for 100 s. The origin is chosen at the drain junction (JN), and the
gate edge is at 0.1 m. Electron trapping is shown in the negative scale.
the higher transverse electric field (thereby higher carrier injec-
tion) for such devices. Contrary to , shows opposing
trends with variation in device dimensions. With the reduction
in , increases by a factor of 1.2. On the other hand, with
the reduction in , reduces by a factor of 1.5. Hence, it is
evident that does not correlate with the trends. Further-
more, note that is a measure of total generation and
is proportional to . Therefore, a large increase in
(a factor of 3.5) is observed as is reduced, while with
the reduction in , is increased only by a factor of 1.8.
The observed trends in and are also reflected in
the normalized peak . For the first time, thanks to the avail-
ability of spatial profiles, we are able to correlate depen-
dence on and with the individual variation of
and . Since both and increase with the reduc-
tion in (note that the fraction of the degraded channel is in-
creased by a factor of 4.8), is increased by a factor of 5.4,
much larger than the individual increase in and (see
Fig. 6). Similar dependence of degradation have been
reported earlier [9]–[12]. On the other hand, increases
and decreases with the reduction in , so no significant
degradation (or improvement) is observed (see Fig. 7). Note
that our result is not in full agreement to those previously pub-
lished [16]–[18], where lesser degradation is reported (de-
spite higher ) for thinner . However, it is important to
note that despite higher for thinner , the reduction of
the spread of profile is responsible for the observed trends
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Fig. 6. Interface-state density peak (N ), substrate current during stress
(I ), normalized peak transconductance degradation (g =g ) (left y
axis), interface-state density spread (), and incremental charge pumping
current (I ) (right y axis) as a function of channel length (L ). Stressing
was done at V = 2:5 V, V = 5 V for 100 s on a transistor having T = 11
nm.
Fig. 7. Interface-state density peak (N ), substrate current during
stress (I ), normalized peak transconductance degradation (g =g )
(left y axis), interface-state density spread (), and incremental charge
pumping current (I ) (right y axis) as a function of oxide thickness (T ).
Stressing was done at V = 2:5 V, V = 5 V for 100 s on a transistor having
L = 0:3 m.
in degradation. Therefore, it is evident that the degrada-
tion is affected not only by the peak magnitude of the generated
profile, but also by the spread of the degraded channel. The
effect of on degradation is elaborated further in the fol-
lowing discussion.
D. Transconductance Degradation Under Constant Substrate
Current Stress Experiments
Figs. 8 and 9 show , (left axis), and
the fraction of the degraded channel ( , ) (right
axis) as a function of channel length (Fig. 8) and oxide thick-
ness (Fig. 9), measured from constant stress experiments.
The stressing was performed at the condition for
100 s, and the stress was suitably adjusted over channel
lengths and oxide thicknesses to obtain A during
stress.
As can be seen from Figs. 8 and 9, since is reduced and
(hence, avalanching) is held constant with the reduction
in and , no significant increase is observed in .
(The slight increase in with lower can be attributed
to higher injection in thinner oxides). However, the percentage
of the degraded channel ( ) still increases by a factor of 2.5
Fig. 8. Interface-state density peak (N ), spread () (left y axis),
normalized peak transconductance degradation (g =g ), and fraction of
the degraded channel (; f ) (right y axis) as a function of channel length
(L ). Stressing was done at V = V =2, I = 130 A for 100 s on a
transistor having T = 11 nm.
Fig. 9. Interface-state density peak (N ), spread () (left y axis),
normalized peak transconductance degradation (g =g ), and fraction of
the degraded channel (; f ) (right y axis) as a function of oxide thickness
(T ). Stressing was done at V = V =2, I = 130 A for 100 s on a
transistor having L = 0:3 m.
with the reduction in , and hence an increase is observed in
(a factor of 2.3, see Fig. 8). On the other hand, with the
reduction in , , is reduced by a factor of 3.5, and hence
a decrease is observed in (by a factor of 2.9). The lower
decrease in (compared to , ) can be attributed to the
slight increase in as discussed above. This again verifies
unambiguously the fact that the spread of the degraded channel
is also responsible for degradation, not just .
IV. CONCLUSION
To summarize, a novel charge pumping technique is em-
ployed to obtain the spatial profiles of interface ( ) and oxide
trapped-charge ( ) in hot-carrier stressed MOSFET’s. We
have obtained a unique comprehensive set of data on damage
distributions for different stress biases, over different channel
length ( ) and oxide thickness ( ) of the device. It has
been found that hole trapping, generation and electron
trapping are the dominant degradation modes, respectively,
for stressing at low, medium and high gate biases. With the
reduction in , the profiles increase both in magnitude
and in spread, the increase in magnitude being much larger
compared to the increase in spread. Only the peak of the
profile increases with decreased , though the increase
is much less compared to the corresponding increase in the
peak. With the reduction in , the profiles
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increase in magnitude but decrease in spread, while the
profiles decrease both in magnitude and in spread. The possible
mechanisms responsible for such trends are discussed. It has
been shown that for devices having smaller channel length
and thinner gate oxide, generation is insignificant, and the
generation (at medium gate bias) becomes the dominant
degradation mode. The observed peak degradation is found
to be dependent on both the peak magnitude and spread of
the generated profiles, and follows similar trends with the
variation in channel length and oxide thickness. This study
therefore provides fresh insight into the effect of device scaling
on the hot-carrier degradation process.
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